Analog & Mixed Signal Layout Engineer

POSITION TITLE Analog & Mixed Signal Layout Engineer   Requirements: At least 3-5 years professional experience in microelectronics custom layout design.  Self-motivated.  Good verbal and writing communication skills. Experience with the following tools: Cadence Virtuoso (Layout), PVS, Calibre Verification. Background in analog layout designs like ADC, DAC, oscillators, regulators, PLLs, op-amps, comparators, current mirrors, active-loads, voltage …

Analog & Mixed Signal Layout Engineer Read More »

Analog / Mixed-Signal IC Design Engineer

POSITION TITLE Analog / Mixed-Signal IC Design Engineer Requirements: A track record as a team player and capable of leading teams. Proven experience in developing and meeting engineering schedules. Strong analytical skills. Strong organizational, interpersonal, written and verbal communication skills.   Job Description /Other Requirements: Thorough understanding of detailed analog circuit design and the ability …

Analog / Mixed-Signal IC Design Engineer Read More »

Place and Route Engineer

POSITION TITLE Place and Route Engineer Requirements: At least 3-5 years professional experience in microelectronics physical implementation. Good verbal and writing communication skills. Fabrication process variation impacts and performance. Experience in low-power design techniques. Good understanding of ERC, EMI rules and impact on final chip verification and cycle time reduction. Ability to work in a team …

Place and Route Engineer Read More »

Digital IC Design / Verification Engineer

POSITION TITLE Digital IC Design / Verification Engineer   Requirements: Graduates from Electrical Engineering (EE) or Computer Science (CS). Minimum 5 years’ experience. Strong background in ASIC design methodology and EDA tools for simulation and verification, synthesis, P&R, formal verification and static timing analysis. Strong coding skill in verilog/VHDL RTL and behavioral code, experience with …

Digital IC Design / Verification Engineer Read More »

Process Development Kit Engineer

  Position Title: PDK Engineer Requirements: Minimum 1-5 years of experience in PDK development & validation. Knowledge of front-to-back IC design flow. Experience with Cadence IC Design tools. Good technical ability to understand Design Rules Manual (DRM). Experience in Custom physical Layout. Experience in Calibre SVRF / DRC & LVS coding. Proficiency in Cadence SKILL, Perl, …

Process Development Kit Engineer Read More »